

Single phase Cascaded H-Bridge Multilevel Inverter study and comparison of different levels

Asst.prof. Jameel Kadhum Abed
Technical College
Middle Technical University
drjameel55@yahoo.com

Muhannad Jabbar Munati Electrical Engineering
Institute of Technology Baghdad
Middle Technical University
m.j.mnati@gmail.com

Bassam Mohammed Yaseen
Master student in Electrical Engineering Technical College
Middle Technical University
bsam88king@yahoo.com

Abstract:

Multi-level inverter used in applications that require high power and medium voltage. It can be used in: homes, factories, as well as in the military and medical aspects. This paper deals with study of Cascaded H-bridge and comparison between different levels for this type (three level, five level and seven level are presenting in this study). The comparison based on the design, the cost and the total harmonic distortion. The design tends to be more complicated when increasing the number of levels because of using more sources, more H-bridges and more connection wires. The control becomes more complexity as well as the inverter will be expensive and heavy as compared to low levels. Considering to the results of Matlab\ Simulink which illustrate the total harmonic distortion is being low when increasing the level and this will be an important matter in the output voltage. The level number of multi-level inverter is choosing according to the type of load.

Key words: Cascaded H-Bridge multilevel inverter, Sinusoidal pulse width modulation techniques

عاكس متعدد المستويات قنطرة H تتالي احادي الطور دراسة ومقارنة المستويات المختلفة

الخلاصة:

العاكس متعدد المستويات (Multilevel Inverter) يستخدم في التطبيقات التي تتطلب قدرة عالية وفولتية متوسطة. يمكن استخدامه في المنازل, المصانع, كذلك في الجوانب الطبية والعسكرية. هذا البحث يختص بدراسة العاكس متعدد المستويات نوع Cascaded H-Bridge ومقارنة بين مستويات مختلفة لهذا النوع (ثلاث, خمس وسبعة مستويات). المقارنة اعتمدت على التصميم, الكلفة والتشوه التوافقي الكلي (Total Harmonic Distortion). التصميم يكون اكثر تعقيداً عند زيادة عدد المستويات بسبب استخدام مصادر, خلية H-bridge وتوصيلات اكثر. التحكم بالمفاتيح اكثر صعوبة عند زيادة عدد المستويات كذلك العاكس يصبح مكلف واثقل بالمقارنة مع المستوي الاقل. بالنظر الى نتائج Matlab التي توضح التشوه التوافقي الكلي (Total Harmonic Distortion) يكون اقل عند زيادة المستوى وهذا امر مهم في موجة الفولتية الخارجة. مستوى العاكس متعدد المستويات (Multilevel Inverter) يختار حسب نوع الحمل.

الكلمات المفتاحية: العاكس متعدد المستويات نوع Cascaded H-Bridge, مستوى العاكس متعدد

المستويات

I. Introduction:

Development of the industries has led to increased need for using high power equipment in megawatts level. For purpose of providing energy to this equipment the multilevel inverter appeared. Multilevel inverter is a device which converts Direct Voltage Source (DCV) to Alternating Voltage Source (ACV). It consists of a group of semiconductor and generates stepped voltage with staircase waveform. Increasing the number of steps lead to smooth signal with reduces distortion and the shape of the wave approaching to sine wave. There are many power applications need multilevel inverter such as variable speed drive, flexible AC transmission systems (FACTS) and renewable energy such as wind, full cells and photovoltaic [1,2]. There are different topologies of multilevel inverter: Neutral point clamped multilevel inverter or Diode clamped multilevel inverter [3,4], Fly capacitance

multilevel inverter and Cascaded H-bridge multilevel inverter [5,6]. Neutral point clamped multilevel inverter and Fly capacitance multilevel inverter are single DC source but Cascaded H-bridge multilevel inverter uses multi DC source. Cascaded H-bridge multilevel inverter preferably employ instead of the other two types because it's required less number of components but also need separate DC source in each level [7]. The multilevel inverter obtains an alternating current output voltage with a staircase waveform [8].

The main features of multi-level inverter are:[9]

1. Less distortion and lower dv/dt of output voltage.
2. Minimum distortion of input current.
3. They generate smaller common-mode (CM) voltage, thus reducing the stress in the motor bearings. In addition, using sophisticated modulation methods, CM voltages can be eliminated.
4. Operate with low switching frequency, which reduce switching loss.

Multilevel inverter circuits have been appearing for more than 30 years. First appeared in 1975.[10]

II. Cascaded H Bridge Multilevel Inverter (CHBMLI)

The set of H-Bridge (Full Bridge) inverter with separate DC Sources are connected in cascade to configure the cascaded H-Bridge multilevel inverter [11]. Figure (1) shows the circuit diagram of an n level inverter. The output voltage generates by each single H-bridge of an inverter have three different value of voltage: $+V_{DC}$, 0 and $-V_{DC}$. The output voltage generated by cascade H-Bridge inverter is the total voltage generated by each H-bridge cell [12]. The required number of semiconductor switches are $2(n-1)$ where n is the number of level. The number of DC sources is equal to the number of H-Bridge cells. The cost and the weight of this inverter is less than Diode clamped multilevel inverter and Flying Capacitor multilevel inverter but the losses of it are more as compared with the other two types [13]. The voltage unbalance of H-bridge multilevel inverter is very low. It can be used in many applications such as motor drive system, photovoltaic cell, solar and fuel cell.




Figure (1). Circuit diagram of an n level inverter [12]

i. Single phase three level CHBMLI

Figure (2) shows the circuit of single phase three level CHBMLI. The circuit consisting of single DC source and four switches (single H-bridge cell).

of output voltage of this level is shown in figure (3). The three levels are $+V_{DC}$, 0 and $-V_{DC}$. Different operation cases of three level CHB inverter are explained below in table1.

Table1. Switches status of three level CHBMLI [14]

Case	Output voltage	S ₁	S ₂	S ₃	S ₄
1	0	1	0	1	0
2	+V _{DC}	1	0	0	1
3	0	0	1	0	1
4	-V _{DC}	0	1	1	0




Figure (2). Circuit of single phase three level CHBMLI [14]




Figure (3). Output voltage waveform of three level CHBMLI [14]

ii. Single phase five level CHBMLI

Figure (4) shows the circuit of single phase five level CHBMLI. The circuit consisting of dual DC sources and eight switches (two H-Bridge cells). The output voltage of five level inverter is generated by two H-bridge cell. The voltage of the first H-Bridge

cell is V_1 and the second H-Bridge cell is V_2 . The total voltage of five level inverter is the sum of V_1 and V_2 . Figure (5) shows the waveform of output voltage of this level. The five levels are $0, +V_{DC}, +2V_{DC}, -V_{DC}$ and $-2V_{DC}$. Different operation cases of five level CHB inverter are explained below in table2.

Table2. Switches status of five level CHBMLI [14]

Case	Output Voltage	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	S ₇	S ₈
1	0	1	0	1	0	1	0	1	0
2	+V _{DC}	1	0	0	1	1	0	1	0
3	+2V _{DC}	1	0	0	1	1	0	0	1
4	+V _{DC}	1	0	1	0	1	0	0	1
5	0	0	1	0	1	1	0	1	0
6	-V _{DC}	0	1	0	1	0	1	1	0
7	-2V _{DC}	0	1	1	0	0	1	1	0
8	-V _{DC}	0	1	1	0	0	1	0	1




Figure (4). Circuit of single phase five level CHBMLI [14]




Figure (5). Output voltage waveform of five level CHBMLI [14]

iii. Single phase seven level CHBMLI

Figure (6) shows the circuit of single phase seven level CHBMLI. The circuit consisting of twelve switches (three H-Bridge cells) and three DC sources. The waveform of output voltage of seven level multilevel inverter

is shown in figure (7). The seven levels are $0, +V_{DC}, +2V_{DC}, +3V_{DC}, -V_{DC}, -2V_{DC}$ and $-3V_{DC}$. Different operation cases of seven level CHB inverter are explained in table3.

Table 3. Switches status of seven level CHBMLI [14]

Case	Output Voltage	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	S ₇	S ₈	S ₉	S ₁₀	S ₁₁	S ₁₂
1	0	1	0	1	0	1	0	1	0	1	0	1	0
2	+V _{DC}	1	0	0	1	1	0	1	0	1	0	1	0
3	+2V _{DC}	1	0	0	1	1	0	0	1	1	0	1	0
4	+3V _{DC}	1	0	0	1	1	0	0	1	1	0	0	1
5	+2V _{DC}	0	1	0	1	1	0	0	1	1	0	0	1
6	+V _{DC}	0	1	0	1	0	1	0	1	1	0	0	1
7	0	0	1	0	1	0	1	0	1	0	1	0	1
8	-V _{DC}	0	1	1	0	0	1	0	1	0	1	0	1
9	-2V _{DC}	0	1	1	0	0	1	1	0	0	1	0	1
10	-3V _{DC}	0	1	1	0	0	1	1	0	0	1	1	0
11	-2V _{DC}	0	1	0	1	0	1	1	0	0	1	1	0
12	-V _{DC}	0	1	0	1	0	1	0	1	0	1	1	0




Figure (6). Circuit of seven level CHBMLI [14]




Figure (7). Output voltage waveform of seven level CHBMLI [14]

Table 4. Comparison between three level, five level and seven level of CHBMLI / phase

Parameters	Three level	Five level	Seven level
Number of cells	1	2	3
Number of switches	4	8	12
THD	52.23%	26.63%	18.01%
Cost	Less	Medium	More
Weight	Less	Medium	More

III. Sinusoidal PWM techniques (SPWM)

Different multicarrier techniques are used to decrease the distortion of multilevel inverter [15]. SPWM is one of these techniques, the sinusoidal wave is a modulating signal and the triangular waves are carrier signals. An n level inverter need (n-1) carrier signal [16]. The pulses of gates are generated as a result of comparing a sinusoidal modulating signal with a

triangular carrier signals. Figures (8, 9 and 10) Shows carrier signals with a reference modulating signal of three, five and seven level CHB inverter respectively. The carrier signals are in the same phase and amplitude but different from each other in the dc level [17]. The main advantage of this technique is decreasing the size of the filter to minimum and therefore reduces the cost, size and weight of an inverter.




Figure (8). Carrier and Reference signals of three level CHBMLI




Figure (9). Carrier and Reference signals of five level CHBMLI




Figure (10). Carrier and Reference signals of seven level CHBMLI

V. Results:

Design of CHBMLI and the results of output voltage waveforms, output current waveforms and values of THD are obtained by

Matlab\ Simulink 2010 version 7.11.0. The figures below show the results of three, five and seven level respectively with resistive and inductive load ($R=100\Omega$ and $L=0.5H$).




Figure (11). Output voltage waveform of three level




Figure (12). Output current waveform of three level




Figure (13). THD of three level




Figure (14). Output voltage waveform of five level




Figure (15). Output current waveform of five level




Figure (16). THD of five level




Figure (17). Output voltage waveform of seven level




Figure (18). Output current waveform of seven level




Figure (19). THD of seven level

V. Conclusion:

This paper deals with the study and comparison of cascaded H-Bridge topology with different levels. The comparison has three different level three, five and seven level and the method of control which use is SPWM. The result of MATLAB\Simulink appears less distortion at high level i.e. total harmonic distortion (THD) decreases with the increase in the number of level. The output voltage waveform of high level is improving and approaching more to the sinusoidal waveform. The output current of seven level is more than output currents of five level and three level. These are the advantages of increasing the number of level. But the cost, size and weight are increasing as well as the design is more complicated in high level of Multilevel Inverter.

References:

- [1]. F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," IEEE Transactions on Industry Applications, vol. 37, pp. 611-618, 2000.
- [2] A. Shojaei, S. H. Fathi and N. Farokhnia, "Power Sharing Improvement in Cascaded Multilevel Inverters," 14th International Power Electronics and Motion Control Conference, EPE-PEMC 2010 , PP. T3-88 - T3-92,2010J.
- Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, pp.68–73, 1992.
- [3] Pradyumn Chaturvedi, Shailendra Jain, and Pramod Agarwal, "Carrier-Based Neutral Point Potential Regulator With Reduced Switching Losses for Three Level Diode Clamped Inverter," IEEE transactions on industrial electronics, vol. 61, no. 2, pp.387-389, February 2014.

- [4] A. Nabae, I. Takahashi, H. Agaki, "A New Neutral-Point-Clamped PWM Inverter," *IEEE Transactions on Industry Applications*, Vol. IA-17, No. 5, pp. 518-523, Sep./Oct., 1981.
- [5] R. F. Z. Peng, J-S Lai, "Multilevel Converters – A New Breed of Power Converters" *IEEE Transactions on Industry Applications*, Vol. 32, No. 3, PP. 509-517, May/June 1996.
- [6] Azli N.A., and Choong Y. C. "Analysis on the Performance of a Three-phase Cascaded H-Bridge Multilevel Inverter," *IEEE International on Power and Energy Conference*, vol., no., pp. 405-410, November 2006.
- [7] Booma N, and Sridhar N. "Nine level cascaded H-bridge multilevel DC-link inverter," *International Conference on Emerging Trends in Electrical and Computer Technology*, pp. 315-320, March 2011
- [8] R. H. Baker, "Switching circuit," U.S. Patent 4 210 826, July 1980.
- [9] E. Cengelci, S. U. Sulistijo, B. O. Woom, P. Enjeti, R. Teodorescu, and F. Blaabjerge, "A new medium voltage PWM inverter topology for adjustable speed drives," in *Conf. Rec. IEEE-IAS Annu. Meeting*, St. Louis, MO pp. 1416–1423, Oct. 1998.
- [10] R. H. Baker and L. H. Bannister, "Electric power converter," U.S. Patent 3 867 643, Feb. 1975.
- [11] Mariusz Malinowski, Senior Member, IEEE, K. Gopakumar, Senior Member, IEEE, Jose Rodriguez, Senior Member, IEEE, and Marcelo A. Perez, Member IEEE "A Survey on Cascaded Multilevel Inverters". Vol. 57, No. 7, pp 2197-2206, July 2010.
- [12] Prasad K.N.V., Kumar G.R., Kiran T.V. and Narayana G.S. "Comparison of different topologies of cascaded H-Bridge multilevel inverter," *International Conference on Computer Communication and Informatics*, pp. 1-6, Jan. 2013.

- [13] Ch.Krishna kantha, P.Deepthi Sree ,
 “Analysis, Simulation & Comparison of
 Various Multilevel Inverters Using
 Different PWM Strategies “,IOSR
 Journal of Electrical and Electronics
 Engineering (IOSR-JEEE) e-ISSN: 2278-
 1676,p-ISSN: 2320-3331, Volume 9,
 Issue 2 Ver. VII, PP 54-65, Mar – Apr.
 2014.
- [14] B. Harish, U.Raja Kiran, B. Madan
 and Soubhagya Kumar Dash, “Power
 Quality Improvement of DC-AC
 Converter by Using Cascaded H-Bridge
 Multilevel Inverter”, International
 Journal of Advanced Research in
 Electrical, Electronics and
 Instrumentation Engineering, Vol. 3,
 Issue 2, PP 7171-7178, February 2014
- [15] José Rodríguez, Jih-Sheng Lai and
 Fang Zheng Peng,“Multi-level Inverters:
 A Survey of Topologies, Controls, and
 Applications “,IEEE TRANSACTIONS
 ON INDUSTRIAL ELECTRONICS,
 VOL. 49, NO. 4, pp 724-737. August
 2002
- [16] B.Subhanandhini and V.Jegethesan
 “Application of hysteresis pulse width
 modulation for multilevel
 inverters,” IEEE international conference
 on advances in engineering science and
 management, pp.387-389, march 2012
- [17] S. Y. Mosazaden, S. H. Fathi and
 H. Radmanesh, “New High Frequency
 Switching Method of Cascaded
 Multilevel Inverters in PV Application
 “,IEEE Conference on Power
 Engineering and Renewable Energy.
 DOI:
 10.1109/ICPERE.2012.6287235, July
 2012